acam-messelectronic gmbH
is now
Member of the ams Group

The technical content of this acam-messelectronic document is still valid.

Contact information:

Headquarters:
amsg AG
Tobelbaderstrasse 30
8141 Unterpremstaetten, Austria
Tel: +43 (0) 3136 500 0
e-Mail: ams_sales@ams.com

Please visit our website at www.ams.com
PCapØ2Ax DSP

Single Chip Solution for Capacitance Measurement
Volume 2: Digital Signal Processor

August 16th, 2013, Version 0.2
Document-No: DB_PCapØ2A_Vol2_en.pdf
Disclaimer / Notes
“Preliminary” product information describes a product which is not in full production so that full information about the product is not available yet. Therefore, acam messelectronic GmbH ("acam") reserves the right to modify this product without notice. The information provided by this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by acam for its use, nor for any infringements of patents or other rights of third parties that may result from its use. The information is subject to change without notice and is provided “as is” without warranty of any kind (expressed or implied). PICOCAP is a registered trademark of acam. All other brand and product names in this document are trademarks or service marks of their respective owners.

Support / Contact
For a complete listing of Direct Sales, Distributor and Sales Representative contacts, visit the acam web site at:

http://www.acam.de/sales/distributors/

For technical support you can contact the acam support team in the headquarters in Germany or the Distributor in your country. The contact details of acam in Germany are:

support@acam.de or by phone +49-7244-74190.
# Content

1 System Overview ........................................................................................................ 1-1

2 DSP & Environment ................................................................................................ 2-1
   2.1 RAM Structure ................................................................................................. 2-2
   2.2 SRAM / OTP ..................................................................................................... 2-9
   2.3 DSP Inputs & Outputs ..................................................................................... 2-10
   2.4 ALU Flags ......................................................................................................... 2-13
   2.5 DSPOUT – GPIO Assignment ........................................................................ 2-15
   2.6 DSP Configuration ............................................................................................ 2-18

3 Instruction Set ............................................................................................................ 3-1
   3.1 Instructions ....................................................................................................... 3-2
   3.2 Instruction Details .............................................................................................. 3-14

4 Assembly Programs .................................................................................................. 4-1
   4.1 Directives .......................................................................................................... 4-2
   4.2 Sample Code ...................................................................................................... 4-3

5 Libraries .................................................................................................................... 5-1
   5.1 standard.h ........................................................................................................ 5-2
   5.2 PCapØ2a.h ......................................................................................................... 5-3
   5.3 cdc.h .................................................................................................................. 5-4
   5.4 rdc.h .................................................................................................................... 5-5
   5.5 signed24_to_signed48.h ................................................................................. 5-5
   5.6 dma.h .................................................................................................................. 5-6
   5.7 pulse.h ............................................................................................................... 5-7
   5.8 sync.h .................................................................................................................. 5-7
   5.9 median.h ............................................................................................................. 5-8

6 Examples .................................................................................................................... 6-1
   6.1 Standard Firmware, Version 03.01.02 .............................................................. 6-1

7 Miscellaneous .......................................................................................................... 7-1
   7.1 Bug Report .......................................................................................................... 7-1
   7.2 Document History .............................................................................................. 7-1
1 System Overview

This volume 2 datasheet describes the 48-DSP of the PCapØ2A. It describes only the items related to the DSP itself. For all other issues please refer to the volume 1.

A 48-Bit digital signal processor (DSP) in Harvard architecture has been integrated to the PCapØ2. It is responsible for taking the information from the CDC and RDC measuring units, for processing the data and making them available to the user interface. Both, the CDC/RDC raw data as well as the data processed by the DSP are stored in the RAM. The program for the DSP is stored either in the OTP or the SRAM. The DSP can collect various status information from a set of 64 I/O Bits and write back 16 of those. This way the DSP can react on and also control the GPIO pins of PCapØ2. The DSP is internally clocked at approximately 100 MHz. The internal clock is stopped through a firmware command, to save power. The DSP can also be clocked by other sources (e.g. a low power clock). The DSP starts again upon a GPIO signal or an “end of measurement” condition.

In its simplest form, the DSP transfers the pure time measurement information from the CDC/RDC to the read registers without any further processing (PCapØ2_Raw_values.hex). The next higher step is to calculate the capacitance ratios including the information from the compensation measurements, as it is provided in acam’s standard firmware version PCapØ2_standard.hex.

The DSP is acam proprietary to cover low-power tasks as well as very high data rates. It is programmed in Assembler. A user-friendly assembler software with a graphical interface, helptext pop-ups as well as sample code sustain programming efforts.

Figure 1-1 DSP Embedding
2 DSP & Environment

The detailed structure of how the DSP is implemented into the PCapØ2 is shown in figure 2-1.

Figure 2-1 DSP Environment

This Harvard DSP for 48 bit wide parallel data processing is coupled to a 128 x 48 bit RAM, 80 x 48 bit thereof free accessible. In read access, the DSP can get the CDC measurement raw data from address space 102 to 118, the RDC raw data from address space 98 to 101. By write access the DSP provides the output data to either the serial interfaces (addresses 81 to 92) or to the PDM/PWM interfaces (addresses 98, 99).

A detailed description of the RAM is given in section 2.1. The DSP operates with two accumulators A and B and has direct access to the RAM, which can be seen as a third accumulator. The RAM address pointer is of 6 bit size, and there is a 4-fold stack for RAM addresses.
The program code for the DSP is in the OTP or the SRAM. During evaluation, the program is typically in the SRAM. In production it will be in the OTP. For fast applications it is also possible that after power-on reset the program is copied from the OTP into the SRAM automatically. The program counter has 12 bit and there is an 8-fold stack for the program counter.

Finally, the DSP can get a lot of information from the 64 I/O bits. The read information covers the ALU status, trigger information, some of the configuration bits and the information about the status of the GPIOs. 16 of those bits can be used as outputs, setting the GPIOs and also some internal information. For details see section 2.5. The DSP can read these bits by means of instruction jcd (conditional jump) and set those bits by means of instructions bitS/bitC (bit Set/Clear).

The ALU flags overflow, carry, equal/not equal and pos./neg. are used directly as condition for the jcd instructions and are also mirrored in the I/O bits.

2.1 RAM Structure

The RAM plays a key role. It is made of 128 words with size of maximum 48 bit. The DSP has free write and read access to registers address 80 of those words, all 48 bits wide. The RAM space addresses 81 to 92 and 98 and higher is different for read and write.

The main data in the read section are the raw data as they come from the CDC and the RDC as well as the parameters. The parameters are part of the configuration registers and set via the serial interface or copied from the OTP.

The DSP reads those raw data, does the data processing and writes back the results into the write section of the RAM. From there, the user can read the final results through the serial interface.

Some of the RAM cells are dedicated to special functions and will be described in the following in detail.

Table 2-1 gives a full overview of the RAM write and read registers.
Table 2-1 RAM Structure in Detail

<table>
<thead>
<tr>
<th>RAM: DSP Read</th>
<th>RAM: DSP Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addr</td>
<td>Description</td>
</tr>
<tr>
<td>127</td>
<td>Reserved</td>
</tr>
<tr>
<td>...</td>
<td>-</td>
</tr>
<tr>
<td>122</td>
<td>Reserved</td>
</tr>
<tr>
<td>121</td>
<td>PORTINFO</td>
</tr>
<tr>
<td>120</td>
<td>RTC_DATA</td>
</tr>
<tr>
<td>119</td>
<td>ZERO</td>
</tr>
<tr>
<td>118</td>
<td>MW16</td>
</tr>
<tr>
<td>117</td>
<td>RES14</td>
</tr>
<tr>
<td>102</td>
<td>MW00</td>
</tr>
<tr>
<td>101</td>
<td>TM2</td>
</tr>
<tr>
<td>100</td>
<td>TM1</td>
</tr>
<tr>
<td>99</td>
<td>TM0</td>
</tr>
<tr>
<td>98</td>
<td>TREF</td>
</tr>
<tr>
<td>97</td>
<td>EE_DATA</td>
</tr>
<tr>
<td>96</td>
<td>DPTR3 / EE_ADD</td>
</tr>
<tr>
<td>95</td>
<td>DPTR2</td>
</tr>
<tr>
<td>94</td>
<td>DPTR1</td>
</tr>
<tr>
<td>93</td>
<td>DPTR0</td>
</tr>
<tr>
<td>92</td>
<td>LBD_DATA</td>
</tr>
<tr>
<td>91</td>
<td>PARA8</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>83</td>
<td>PARA0</td>
</tr>
<tr>
<td>82</td>
<td>RAM_adr_Stack</td>
</tr>
<tr>
<td>81</td>
<td>last_RAM_address</td>
</tr>
<tr>
<td>80</td>
<td>Flags / GPIO’s</td>
</tr>
<tr>
<td>79</td>
<td>Free RAM</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0</td>
<td>Free RAM</td>
</tr>
</tbody>
</table>

2.1.1 Registers 0 to 79

This is normal RAM space without any special functions. It is readable and writable via instruction rad.

Example:

Add content of RAM address 12 and 13 and write the result into RAM address 13

rad 12
move a, r
rad 13
add r, a

This RAM space can be used as a normal register.
2.1.2 Register 80, Flags & Internal Control Signals

Table 2-2 Flags

<table>
<thead>
<tr>
<th>Bit</th>
<th>Flag Name</th>
<th>Default (after Reset)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EE_ON_BY_DSP</td>
<td>0</td>
<td>Disjunction (OR) with EE_ON from CFG</td>
</tr>
<tr>
<td>1</td>
<td>CFG_BANK_SEL</td>
<td>0</td>
<td>Switches config Bank for alternated settings of R_TRIG_SEL, C_TRIG_SEL, CONV_TIME, C_AVRG</td>
</tr>
<tr>
<td>2</td>
<td>C_SELFTEST_BY_DSP</td>
<td>0</td>
<td>Antivalence (XOR) with C_SELFTEST from config</td>
</tr>
<tr>
<td>3</td>
<td>RDCHG_COM_INT_SEL</td>
<td>0</td>
<td>0 := use RDCHG_IN_SEL0 1 := use RDCHG_IN_SEL1 for internal compensation</td>
</tr>
<tr>
<td>4..7</td>
<td>free to use</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>RST_RDC</td>
<td>pulsed</td>
<td>Temperature reset. This flag has to be set 1, after each RDC measurement. Otherwise a new RDC measurement is not possible. This flag is set back to 0 automatically</td>
</tr>
<tr>
<td>16..47</td>
<td>free to use</td>
<td>unknown</td>
<td></td>
</tr>
</tbody>
</table>

2.1.3 Read Register 81

This register is there to get the N-th power of 2. The exponent N needs to be written to the RAD stack. The result can be read from register 81. In the assembler, the necessary three instructions are merged into one:

```
load2exp a, 10 ; a = 2^10 = 1024
```

is the same as

```
rad 10
rad 81
move a, r
```

A very simple and efficient method to set an accumulator = 1 is

```
load2exp b, 0 ; b = 2^0 = 1
```

2.1.4 Read Register 82

This register contains the content of the RAM address stack. The 24 bit data is made of the 4 last 6-bit RAM addresses. This address can be used to load 24 bit constants from the program memory into the data space. The necessary 6 instructions are merged into one single instruction by the assembler.

```
load a, 1715956 ; a = 1715956
```

is the same as
2.1.5  **Read Register 83 to 91, Parameters**

The content of the configuration registers addresses 50 to 76, the 9 parameters, is copied into this RAM space and made available to the DSP this way.

The parameters are used to provide variable and firmware specific configuration data. Typically, e.g. PARAMETER8 is used in the standard firmware and others for the gain correction factor.

2.1.6  **Read Register 92, Low battery detection**

This register shows the result of the Low-voltage detection measurement, LBD_DATA. The value has 6 bit. The result depends on the trim of the Bandgap (recommended = 7).

BG_TRIM1 = 7:  
Voltage = 2.026 V + LBD_DATA * 24.4 mV

2.1.7  **Read/Write Registers 93 to 96, Data Pointer**

These registers may be used for indirect addressing. They are 7 bits wide. DPTR3 is simultaneously used as address pointer for the EEPROM.

Load a register with the address you want to manipulate:

```
load a, <myaddress>
rad DPTR0
move r, a
```

Load a RAM address pointer with content of DPTR0:

```
rad _at_DPTR0 ; now ram address pointer is set to content of DPTR0
```

!! Hint: in the PCapØ2x.h "_at_DPTR0" to "_at_DPTR3" are set to values of 284 to 287. These are no valid RAM addresses but just indicators to the assembler to generate the corresponding opcodes.

Example direct memory address: Copy a memory block from one address to another:

```
__sub_dma__:  
not b
inc b
__sub_dma_loop__:  
rad _at_DPTR1

; DPTR1 := source_address; DPTR0 := destination address; b:= length of dma
```


2.1.8  Read/Write Register 97, EEPROM DATA

This register named EE_DATA is used to write or read data to or from EEPROM.

Read:

To read data from the EEPROM the read address has to be written to DPTR3/EE_ADD, register 96 and a read strobe (bitS EE_RD) must be generated. The DSP has to wait until the data on Register 97 are valid. Afterwards, the value can be fetched from register 97:

```assembly
load a, <myaddress>
rad EE_ADD
move r, a
bitS EE_RD

while_ee_rd_loop:
    jcd EE_BUSY while_ee_rd_loop

rad EE_DATA
move a, r
```

Write:

For writing into the EEPROM it has to be activated and the EE_WR_EN has to be set.

To write to the EEPROM the address has to be loaded to DPTR3/EE_ADD (register 96) and the value has to be written to EE_DATA (register 97). No further action is necessary.

Before each write-process ensure that the EEPROM is ready.

Erase:
To erase the EEPROM it has to be activated and writing has to be enabled. To erase a databyte, the address has to be set to DPTR3/EE_ADD (Register 96) and an erase-pulse has to be generated (bitS EE_ER).

```
load2exp a, EE_ON
rad FLAGREG
or r, a

load a, <myaddress>
rad EE_ADD
move r, a

while_ee_busy:
jcd EE_BUSY, while_ee_busy
bitS EE_ER

while_ee_erasing:
jcd EE_BUSY, while_ee_erasing

load b, <mycontent>
rad EE_DATA
move r, b

while ee_writing:
jcd EE_BUSY, while ee_writing

load2exp a, EE_ON
not a
rad FLAGREG
and r, a
```

2.1.9  **Read Register 98 to 101, RDC Results**
Those register hold the resistance discharge time measurement raw data of 37 bit. The will be used by library rdc.h to calculate the resistance ratios.

2.1.10 **Read Registers 102 to 118, CDC Results**
Those register hold the capacitance discharge time measurement raw data of 37 bit. The will be used by library cdc.h to calculate the resistance ratios, taking into account the compensation methods selected.

2.1.11 **Read Register 119, ZERO**
This register a default zero value for easy programming.
2.1.12 Read Register 120, RTC_DATA

There is a real time counter which can be used to have long-term timing information. The used demands an external 32.768 kHz oscillator. The RTC is a Gray-counter with $2^{17}$ pre-divider, which gives a base period of 4 seconds and a measurement range of 3 days and 49 minutes. The count is given in Gray-code. Library file gray2bin.h supports the conversion into binary data format.

2.1.13 Read Register 121, PORTINFO

The low 8 bits mirror the port enable setting as defined by configuration parameter C_PORT_EN in register 12.

Bits 8 to 17 are error flags for the capacitance ports including the internal reference ports.

2.1.14 Write Registers 81 to 92

These are the result registers to which the DSP has to write the output data so that the user can read those through the SPI/IIC interface as Res 0 to Res 7.

Addresses 81 and 82 are 48 bit, while the others are 24 bit wide only.

Attention: These Registers are write only! You can't read from these Registers!

2.1.15 Write Registers 98, 99

These registers contain the data that is used to generate the PWM/PDM output signals. After the DSP has calculated and scaled the output data, it writes those into these two registers. The data are 14 bit wide.

2.1.16 Write Register 100, TIMERO

The DSP has a 16bit Timer based on the OLF clock. This Timer may be used to generate long delays while the DSP is halted. Bit #1 (timer) in DSP_START_EN must be set!

By writing a value to Register 100 the timer starts to count up from 0 each OLF-clock cycle until the written value has been reached. Then a DSP_START_TRIG is generated.

If the DSP is not halted the TIMERO_IRQ_N Flag could be tested anyway.

Example 1 (without halting DSP):

```
CONST wait_time_1ms 50 ; 50*20µs (@50kHz)
...
load a, wait_time
rad TIMERO
move r, a
```
timer_wait_loop:
jcd TIMER0_IRQ_N, timer_wait_loop

Example 2 (with halting DSP, DSP run on internal oscillator)

CONST wait_time_1ms 50 ; 50*20µs (@50kHz)
...
ORG 0
jcd TIMER0_IRQ_N, Skip_Timer0_process
   jsb Triggered_by_Timer0
Skip_Timer0_process:
...
load a, wait_time
rad TIMER0
move r, a
stop

Triggered_by_Timer0:
...

## 2.2 SRAM / OTP

Table 2-3 Memory organization

<table>
<thead>
<tr>
<th>Address</th>
<th>SRAM</th>
<th>OTP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>direct/single</td>
<td>double</td>
</tr>
<tr>
<td>4095</td>
<td>FFF</td>
<td>Unused</td>
</tr>
<tr>
<td>4094</td>
<td>FFE</td>
<td>Config. Registry</td>
</tr>
<tr>
<td>4032</td>
<td>FCO</td>
<td></td>
</tr>
<tr>
<td>4031</td>
<td>FBF</td>
<td></td>
</tr>
<tr>
<td>2048</td>
<td>800h</td>
<td></td>
</tr>
<tr>
<td>2047</td>
<td>7FF</td>
<td></td>
</tr>
<tr>
<td>2046</td>
<td>7FE</td>
<td></td>
</tr>
<tr>
<td>1984</td>
<td>7CO</td>
<td></td>
</tr>
<tr>
<td>1983</td>
<td>7BF</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Program code</td>
</tr>
</tbody>
</table>
2.2.1 Memory Management
The DSP can be operated from SRAM (for maximum speed, 100 MHz max.) or from OTP (for low power, 10 MHz max. with error correction, 40 MHz max. without error correction). When the firmware has been copied from the OTP into the SRAM and the DSP runs from the SRAM, it is possible to use an SRAM-to-OTP data integrity monitor. It can be activated setting parameter MEMCOMP in register 0. This has to be disabled for operation directly from the OTP and needs the DSP to run with the internal ring oscillator.

Memory integrity (“ECC”) mechanisms survey the OTP contents internally and correct faulty bits (as far as possible).

MEMLOCK, the memory readout blocker, is activated by special OTP settings performed when loading down the firmware (see the graphical user interface existing for firmware development). MEMLOCK contributes to the protection of your intellectual property. MEMLOCK gets active earliest after it was written to the OTP and the chip got a power-on reset. MEMLOCK is write-only, it can’t be set back.

2.2.2 OTP
The PCapØ2 is equipped with a 4 kB permanent program memory space, which is one-time programmable, called the OTP memory. In fact, the OTP is total 8 kB in size but 4 kB are used for ECC mechanism (error correction code). The default state of all the bits of the OTP memory in an un-programmed state is ‘high’ or 1. Programming a bit means changing its state from High to Low. Once a bit is programmed to 0, it cannot be programmed back to 1. Data retention is given for 10 years at 95°C. MEMLOCK is fourfold protected.

2.3 DSP Inputs & Outputs
The DSP has access to 64 bits of information on ALU status, start trigger, configuration, input/output pins.

This information can be interpreted by means of instruction jcd, conditional jump.

Instruction conditional jump:

\[ \text{jcd } p1,p2: \text{ if } p1 == 1 \text{ then jump to } p2 \]

16 of those bits can be set by the DSP, e.g. to set a GPIO or to select between RDC and CDC data. The bits are controlled by means of instructions bitS/bitC (bit Set/bit Clear).
<table>
<thead>
<tr>
<th>Bit Name</th>
<th>Description</th>
<th>Type</th>
<th>Read Bit #</th>
<th>Write Bit #</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSP_OUT&lt;7…0&gt;</td>
<td>Status feedback of the 8 general DSP outputs (Write bits 0 to 7).</td>
<td>IN</td>
<td>56 to 63</td>
<td></td>
</tr>
<tr>
<td>SPI_TRIGGERED_N</td>
<td>Flag = LOW indicates that a falling edge at a pin or an SPI/IIC opcode has started the DSP. This flag is reset by a STOP instruction at the end of the firmware.</td>
<td>Start trigger</td>
<td>55</td>
<td></td>
</tr>
<tr>
<td>PIN_TRIGGERED_N</td>
<td>Flag = LOW indicates a GPIO has started the DSP</td>
<td></td>
<td>53</td>
<td></td>
</tr>
<tr>
<td>TDC_OVFL_TRIGGERED_N*</td>
<td>Flag = LOW indicates that a TDC overflow has started the DSP. This flag is reset by a STOP instruction at the end of the firmware.</td>
<td>Start trigger</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>INTN_TRIGGERED_N</td>
<td>Flag = LOW indicates the DSP is started by rising edge of INTN-Signal</td>
<td>Start trigger</td>
<td>51</td>
<td></td>
</tr>
<tr>
<td>RDC_TRIGGERED_N *</td>
<td>Flag = LOW indicates that an RDC measurement has started the DSP. Therefore, DSP_STARTONTEMP has to be set (configuration register 8). This flag is reset by a STOP instruction at the end of the firmware.</td>
<td>Start trigger</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>TIMER0_IRQ_N</td>
<td>Flag = LOW indicates the DSP is started by the internal timer</td>
<td>Start trigger</td>
<td>49</td>
<td></td>
</tr>
<tr>
<td>CDC_TRIGGERED_N</td>
<td>Indicates the DSP is started by the end of the capacitance conversion.</td>
<td>Start trigger</td>
<td>48</td>
<td></td>
</tr>
<tr>
<td>ALU_OFL</td>
<td>ALU flags for overflow, carry, equal and sign. The ALU flags are used by the jump instruction of the assembler</td>
<td>Status</td>
<td>47</td>
<td></td>
</tr>
<tr>
<td>ALU_OFL</td>
<td></td>
<td>Status</td>
<td>46</td>
<td></td>
</tr>
<tr>
<td>ALU_CAR_N</td>
<td></td>
<td>Status</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td>ALU_CAR</td>
<td></td>
<td>Status</td>
<td>44</td>
<td></td>
</tr>
<tr>
<td>ALU_EQ</td>
<td></td>
<td>Status</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ALU_NE</td>
<td></td>
<td>Status</td>
<td>42</td>
<td></td>
</tr>
<tr>
<td>ALU_POS</td>
<td></td>
<td>Status</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>POR_FLAG_Wdog</td>
<td>status bit 7</td>
<td>Status</td>
<td>28</td>
<td></td>
</tr>
<tr>
<td>POR_FLAG_CONFIG_N</td>
<td>status bit 6</td>
<td>Status</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>POR_FLAG_SRAM_N</td>
<td>status bit 5</td>
<td>Status</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td>TIMER0_Busy</td>
<td>Indicates that timer0 is still running</td>
<td>Status</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>DCHG_DUM_EN</td>
<td></td>
<td>Config Reg</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>MR2_N</td>
<td>Indicates whether measure mode 2 is set or not. 0 = MR2, 1 = MR1</td>
<td>Config Reg</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>C_COMP_FORCE_N</td>
<td></td>
<td>Config Reg</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>Parameter</td>
<td>Description</td>
<td>Type</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>-------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>C_COMP_R_N</td>
<td>This parameter starts the Bandgap (to synchronize with measurement) (pulse, automatically set to 0)</td>
<td>Out</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>C_COMP_EXT_N</td>
<td>This parameter starts the &quot;Low Bat Detection&quot; (pulse, automatically set to 0)</td>
<td>Out</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>C_COMP_IN_N</td>
<td>EEPROM erase strobe (pulse, automatically set to 0)</td>
<td>Out</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>C_SINGLE / C_DIFFERENTIAL_N</td>
<td>EEPROM read strobe (pulse, automatically set to 0)</td>
<td>Out</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>C_GROUNDED / C_FLOATING_N</td>
<td>Flag = bit 16 of status register. Indicates an overflow or other error in the CDC.</td>
<td>Status</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>C_GROUNDED / C_FLOATING_N</td>
<td>Flag = bit 16 of status register. This is a combined condition of all known error conditions.</td>
<td>Status</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>C_COMP_R_N</td>
<td>Flag = bit 23 of status register. Indicates that the CDC frontend is active.</td>
<td>Status</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>LBD_BUSY</td>
<td>Indicates Low-Bat-Detection is busy</td>
<td>Status</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>EE_BUSY</td>
<td>Indicates, EEPROM is busy</td>
<td>Status</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>Interrupt_In</td>
<td>Port INTN will be reseted by a positive edge on SSN (SPI) or a stop condition (I2C), with this the current status of INTN could be detected</td>
<td></td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>TEMPERRN</td>
<td>Flag = bit 3 of status register. Indicates whether an error occurred during the temperature measurement. 0 = error, 1 = no error</td>
<td>Status</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>RDC_BUSY</td>
<td>Flag = bit 22?? of status register. Indicates RDC unit is busy. O = measurement done, 1 = measurement running.</td>
<td>Status</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Interrupt_Out</td>
<td>Sets the interrupt (pin INTN) (pulse, automatically set to 0)</td>
<td>Out</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>(PAGE)</td>
<td>Reserved, do not use</td>
<td>Out</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>TRIG_RDC</td>
<td>This bit starts a new RDC measurement. (pulsed, automatically set to 0)</td>
<td>Out</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>TRIG_CDC</td>
<td>This bit starts a new CDC measurement (pulsed, automatically set to 0)</td>
<td>Out</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>DSP_7</td>
<td>Those two outputs are used by the DSP for</td>
<td>Out</td>
<td>7</td>
<td></td>
</tr>
</tbody>
</table>
**PCapØ2A DSP**

<table>
<thead>
<tr>
<th>DSP</th>
<th>Function</th>
<th>Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSP_6</td>
<td>- Reset watchdog (DSP_7) - INI_RESET by DSP (DSP_6)</td>
<td>Out</td>
<td>6</td>
</tr>
<tr>
<td>DSP_5</td>
<td>Sets the general purpose output pin PG5</td>
<td>Out</td>
<td>5</td>
</tr>
<tr>
<td>DSP_4</td>
<td>Sets the general purpose output pin PG4</td>
<td>Out</td>
<td>4</td>
</tr>
<tr>
<td>DSP_3</td>
<td>When the Pulse1 is switched OFF then this bit can be used to set and clear the general purpose output pin PG3. When the Pulse1 is ON then this bit must be cleared so that the Pulse1 output appears on PG3.</td>
<td>In/Out</td>
<td>3</td>
</tr>
<tr>
<td>DSP_2</td>
<td>When the Pulse0 is switched OFF then this bit can be used to set and clear the general purpose output pin PG2. When the Pulse0 is ON then this bit must be cleared so that the Pulse0 output appears on PG2</td>
<td>In/Out</td>
<td>2</td>
</tr>
<tr>
<td>DSP_1</td>
<td>Set or read the general purpose I/Os at pins PG0 &amp; PG1. The assignment is programmable and shown in detail below.</td>
<td>In/Out</td>
<td>1</td>
</tr>
<tr>
<td>DSP_0</td>
<td></td>
<td>In/Out</td>
<td>0</td>
</tr>
</tbody>
</table>

* A positive edge on those inputs start the DSP. The status of the start trigger is memorized till the next reset or stop of the DSP. The start trigger information can be read from inputs 32 to 36 by jcd.

**2.4 ALU Flags**

With each ALU operation flags are set. The ALU has four flags: overflow, carry, equal and sign. The following table shows an overview:

Table 2-5 ALU Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
<th>Format</th>
<th>Modified by Instructions:</th>
<th>Interpreted by Instructions:</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON</td>
<td>No Overflow</td>
<td>signed</td>
<td>add, sub, mult, div</td>
<td>jOvlC, jOvlS</td>
<td>&gt;= -2(^{47}) and &lt;= 2(^{47}) - 1</td>
</tr>
<tr>
<td>O</td>
<td>Overflow</td>
<td></td>
<td></td>
<td></td>
<td>&lt; -2(^{47}) and &gt; 2(^{47}) - 1</td>
</tr>
<tr>
<td>CN</td>
<td>No Carry*</td>
<td>unsigned</td>
<td>add, sub, mult, div</td>
<td>jCarC, jCarS</td>
<td>&lt; 2(^{48})</td>
</tr>
<tr>
<td>C</td>
<td>Carry*</td>
<td></td>
<td></td>
<td></td>
<td>&gt;= 2(^{48})</td>
</tr>
<tr>
<td>Z</td>
<td>Equal / Zero</td>
<td>signed / unsigned</td>
<td>add, sub, mult, div, move, shiftL, shiftR</td>
<td>jEQ, jNE</td>
<td>== 0</td>
</tr>
<tr>
<td>ZN</td>
<td>Not Equal / not Zero</td>
<td></td>
<td></td>
<td></td>
<td>!=0</td>
</tr>
<tr>
<td>S</td>
<td>Positive</td>
<td>signed</td>
<td>add, sub, mult, div, move, shiftL, shiftR</td>
<td>jPos, jNeg</td>
<td>&gt;= 0</td>
</tr>
<tr>
<td>SN</td>
<td>Negative</td>
<td></td>
<td></td>
<td></td>
<td>&lt; 0</td>
</tr>
</tbody>
</table>
* During addition, the carry C is set when a carry-over takes place from the most significant bit, else C remains at 0.

During subtraction, carry C is by default 1. Carry C is cleared only when the minuend < subtrahend.

E.g. for \( A - B \): if \( A \geq B \) \( \Rightarrow C = 1 \); if \( A < B \) \( \Rightarrow C = 0 \).

In other words, the carry C is actually the status of the carry of the addition operation \( A + 2\text{'s complement (B)} \).
2.5 **DSPOUT – GPIO Assignment**

PCapØ2 is very flexible with assignment of the various GPIO pins to the DSP inputs/outputs. The following table shows the possible combinations.

Table 2-6 Pin Assignment

<table>
<thead>
<tr>
<th>External Port</th>
<th>Description</th>
<th>In/Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>PG0</td>
<td>SSN (in SPI-Mode)</td>
<td>in</td>
</tr>
<tr>
<td></td>
<td>DSP_x_0 or DSP_x_2</td>
<td>in*/out</td>
</tr>
<tr>
<td></td>
<td>FFO or FF2</td>
<td>in*</td>
</tr>
<tr>
<td></td>
<td>Pulse0</td>
<td>out</td>
</tr>
<tr>
<td>PG1</td>
<td>MISO (in SPI-Mode)</td>
<td>out</td>
</tr>
<tr>
<td></td>
<td>DSP_x_1 or DSP_x_3</td>
<td>in*/out</td>
</tr>
<tr>
<td></td>
<td>FF1 or FF3</td>
<td>in*</td>
</tr>
<tr>
<td></td>
<td>Pulse1</td>
<td>out</td>
</tr>
<tr>
<td>PG2</td>
<td>DSP_x_0 or DSP_x_2</td>
<td>in*/out</td>
</tr>
<tr>
<td></td>
<td>FFO or FF2</td>
<td>in*</td>
</tr>
<tr>
<td></td>
<td>Pulse0</td>
<td>out</td>
</tr>
<tr>
<td></td>
<td>INTN</td>
<td>out</td>
</tr>
<tr>
<td>PG3</td>
<td>DSP_x_1 or DSP_x_3</td>
<td>in*/out</td>
</tr>
<tr>
<td></td>
<td>FF1 or FF3</td>
<td>in*</td>
</tr>
<tr>
<td></td>
<td>Pulse1</td>
<td>out</td>
</tr>
<tr>
<td>PG4</td>
<td>DSP_OUT_4 (output only)</td>
<td>out</td>
</tr>
<tr>
<td>PG5</td>
<td>DSP_OUT_5 (output only)</td>
<td>out</td>
</tr>
</tbody>
</table>

* These ports provide an optional debouncing filter and an optional pull-up resistor.
Figure 2-2 GPIO Assignment
There is a possibility to activate a 40 ms debounce filter ("monoflop") for the ports in case these are used as inputs. This might be useful especially in case the DSP is started by the pins (signals FFO, FF2). Figure 2-3 shows the effect of the monoflop filter.

The settings herefore are made in configuration registers 8 and 9. The relevant parameters are:
Table 2-7

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT2PG2</td>
<td>Useful with QFN24 packages, where no INTN pin is available. Permits rerouting the interrupt signal to the PG2 port. If INT2PG2 =1 then all other settings for PG2 are ignored.</td>
<td></td>
</tr>
<tr>
<td>PG1_X_G3</td>
<td>The pulse codes can be output at ports PG0 &amp; PG1 or PG2 &amp; PG3. In I2C mode of communication, they can be optionally given out on PG2 and PG3, instead of PG0 and PG1.</td>
<td>O = PG1&lt;br&gt;1 = PG3</td>
</tr>
<tr>
<td>PG0_X_G2</td>
<td></td>
<td>O = PG0&lt;br&gt;1 = PG2</td>
</tr>
<tr>
<td>PG_DIR_IN</td>
<td>Toggles outputs to inputs (PG3/bit23 to PG0/bit20).</td>
<td>O = output&lt;br&gt;1 = input</td>
</tr>
<tr>
<td>PG_PULL_UP</td>
<td>Activates pull-up resistors in PG0 to PG3 lines; useful for mechanical switches.</td>
<td>Bit 16 = PG0&lt;br&gt;Bit 17 = PG1&lt;br&gt;Bit 18 = PG2&lt;br&gt;Bit 19 = PG3</td>
</tr>
<tr>
<td>DSP_FF_IN</td>
<td>Pin mask for latching flip-flop activation</td>
<td>Bit 12 = PG0&lt;br&gt;Bit 13 = PG1&lt;br&gt;Bit 14 = PG2&lt;br&gt;Bit 15 = PG3</td>
</tr>
<tr>
<td>DSP_MOFLO_EN</td>
<td>Activates anti-bouncing filter in PG0 and PG1 lines</td>
<td>Bit 9 for PG1&lt;br&gt;Bit 8 for PG0</td>
</tr>
</tbody>
</table>

2.6 DSP Configuration

The configuration of the DSP is done in configuration register 8. Relevant bits are:

DSP_SRAM_SEL, DSP_START, DSP_STARTNOVL, DSP_STARTONTEMP, DSP_STARTPIN, DSP_WATCHDOG_LENGTH, DSP_SPEED

Table 2-8

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSP_SRAM_SEL</td>
<td>Selects the program memory for the processor</td>
<td>0 = OTP&lt;br&gt;1 = SRAM</td>
</tr>
<tr>
<td>DSP_START</td>
<td>Startbit. Command for the processor; processor clock is started, program counter jumps to address zero and processing begins. After firmware completion, DSP stops its own clock! As the DSP is triggered by rising</td>
<td>0→1(rising edge ) = start DSP</td>
</tr>
</tbody>
</table>
**PCapØ2A DSP**

<table>
<thead>
<tr>
<th><strong>DSP_START_EN&lt;4..0&gt;</strong></th>
<th>see Vol1</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DSP_STARTPIN</strong></td>
<td>Pin mask for DSP trigger</td>
</tr>
<tr>
<td></td>
<td>0 = FF0</td>
</tr>
<tr>
<td></td>
<td>1 = FF1</td>
</tr>
<tr>
<td></td>
<td>2 = FF2</td>
</tr>
<tr>
<td></td>
<td>3 = FF3</td>
</tr>
<tr>
<td><strong>DSP_SPEED</strong></td>
<td>Setting the DSP speed</td>
</tr>
<tr>
<td></td>
<td>1 = Standard (fast)</td>
</tr>
<tr>
<td></td>
<td>3 = Low-current (slow)</td>
</tr>
</tbody>
</table>

**DSP Start**

There are various options to trigger the DSP.

In slave operation:

- Trigger by external controller. This is done by successive clearing and setting the startbit DSP_START in configuration register 8.

In stand-alone operation:

- Trigger by pin. The trigger pin is selected between pins PGO to PG3 by configuration parameters DSP_STARTPIN and PGO_X_PG2/PG1_X_PG3. Signal FFx triggers the DSP. FFx has to be reset in the firmware by setting DSP_x, e.g. BitS DSP_2
  BitC DSP_2

- Trigger by the end of a temperature measurement. This option is selected by configuration bit DSP_STARTONTEMP and is recommended for stand-alone operation with temperature measurement.

- Trigger on error. This option is enabled by setting configuration bit DSP_STARTONOVL. It should be used only if error handling is implemented in the software.
Watchdog

The watchdog is (now) based on the constant clock (5 kHz) and counts always, even if the DSP is halted. If the DSP doesn’t reset the Watchdog within the configured watchdog time a power-on reset is generated => auto-boot. Status Flag POR_FLAG_Wdog is set.

The watchdog is implemented to handle situations where no CDC or RDC is running.

In slave applications the watchdog should be disabled. If the watchdog is used disarm the watchdog in advance to any SIF-Communication.

System Reset

In case the PCapØ2 is operated as a slave, not in self-boot mode, it is necessary to do the following actions after applying power:

1. Send opcode Power-up Reset via the serial interface, opcode ‘h88.
2. Write the firmware into the SRAM by means of opcode “Write to SRAM“.
3. Write the configuration registers by means of opcode “Write Config”. Register 20 with the RUNBIT has to be the last one in order.
4. Send a partial reset, opcode ‘h8A
5. Send a start command, opcode ‘h8C
# 3 Instruction Set

The complete instruction set of the PCapØ2 consists of 29 core instructions that have unique op-code decoded by the CPU. Further, acam offers a set of libraries including common constant definitions and mathematical operations.

The library family is intended to be continuously expanded and be a great help during software development.

Table 3-1 Instruction set

<table>
<thead>
<tr>
<th>Simple Arithmetic</th>
<th>Miscellaneous</th>
<th>RAM access</th>
<th>Bitwise operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>resetWDG</td>
<td>rad</td>
<td>not</td>
</tr>
<tr>
<td>sign</td>
<td>powerOnReset</td>
<td>clear</td>
<td>and</td>
</tr>
<tr>
<td>sub</td>
<td>nop</td>
<td>load</td>
<td>or</td>
</tr>
<tr>
<td>inc</td>
<td>stop</td>
<td>load2exp</td>
<td>xor</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Complex Arithmetic</th>
<th>Shift &amp; Rotate</th>
<th>Unconditional jump</th>
<th>Bitwise</th>
</tr>
</thead>
<tbody>
<tr>
<td>div</td>
<td>shiftL</td>
<td>jsb</td>
<td>bitC</td>
</tr>
<tr>
<td>mult</td>
<td>shiftR</td>
<td>jrt</td>
<td>bitS</td>
</tr>
</tbody>
</table>

**Conditional jump**

<table>
<thead>
<tr>
<th>jcd</th>
<th>jCarC</th>
<th>jCarS</th>
<th>jEQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>jNE</td>
<td>jNeg</td>
<td>jOfIC</td>
<td>jOfIS</td>
</tr>
<tr>
<td>jPOS</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 3.1 Instructions

#### and
**Syntax:**
```
and p1,p2
```
**Parameters:**
- `p1 = ACCU [a,b,r]`
- `p2 = ACCU [a,b,r]`
- `p1 != p2`
**Calculus:**
```
p1 := p1 & p2
```
**Flags affected:**
- C
- O
- S
- Z
**Bytes:**
- 1
**Description:** Bitwise AND (conjunction)
**Category:** Bitwise operation

#### add
**Syntax:**
```
add p1,p2
```
**Parameters:**
- `p1 = ACCU [a,b,r]`
- `p2 = ACCU [a,b,r]`
**Calculus:**
```
p1 := p1 + p2
```
**Flags affected:**
- C
- O
- S
- Z
**Bytes:**
- 1
**Description:** Addition of two registers
**Category:** Simple arithmetic

#### bitC
**Syntax:**
```
bitC p1
```
**Parameters:**
- `p1 = number 0 to 15`
**Calculus:**
Set bit number `p1` of the DSP output bits bit = 1
**Flags affected:**
- 
**Bytes:**
- 1
**Description:** Clear a single bit in the DSP output bits
**Category:** Bitwise

#### bitS
**Syntax:**
```
bitS p1
```
**Parameters:**
- `p1 = number 0 to 15`
**Calculus:**
Set bit number `p1` of the DSP output bits bit = 1
**Flags affected:**
- 
**Bytes:**
- 1
**Description:** Set a single bit in the DSP output bits
**Category:** Bitwise
<table>
<thead>
<tr>
<th>Category:</th>
<th>Bitwise</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>clear</strong></td>
<td><strong>Clear register</strong></td>
</tr>
<tr>
<td>Syntax:</td>
<td>clear p1</td>
</tr>
<tr>
<td>Parameters:</td>
<td>p1 = ACCU [a,b,r]</td>
</tr>
<tr>
<td>Calculus:</td>
<td>p1 := 0</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>S Z</td>
</tr>
<tr>
<td>Bytes:</td>
<td>2</td>
</tr>
<tr>
<td>Description:</td>
<td>Clear addressed register to 0</td>
</tr>
<tr>
<td>Category:</td>
<td>RAM access</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Category:</th>
<th>RAM access</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>div</strong></td>
<td><strong>Unsigned division</strong></td>
</tr>
<tr>
<td>Syntax:</td>
<td>div</td>
</tr>
<tr>
<td>Parameters:</td>
<td>-</td>
</tr>
</tbody>
</table>
| Calculus: | Single div code:    b := (a/r), a := Remainder * 2  
N div codes:       b := (a/r)*2^((N-1), a := Remainder * (2^N) |
| Flags affected: | S Z |
| Bytes: | 1 |
| Description: | Unsigned division of two 48-bits registers. When the div opcode is used once, the resulting quotient is assigned to register 'b'. The remainder can be calculated from 'a'.  
When N div opcodes are used one after another, the result in b := (a/r)*2^((N-1). 
Before executing the first division step, the following conditions must be satisfied: 
'b' = 0, and 0<|a'|<2'|r'|.  
If this condition is not satisfied, you can shift 'a' until this is satisfied. After shifting, if a -> a* (2^ea) and r -> r* (2^er), then the resulting quotient b for N division steps is 
b:= (a/r) * 2^((1+ea-er-N)  
a = Remainder * (2^N) |
| Category: | Complex arithmetic |

<table>
<thead>
<tr>
<th>Category:</th>
<th>Simple arithmetic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>inc</strong></td>
<td><strong>Increment register</strong></td>
</tr>
<tr>
<td>Syntax:</td>
<td>inc p1</td>
</tr>
<tr>
<td>Parameters:</td>
<td>p1 = ACCU [a,b,r]</td>
</tr>
<tr>
<td>Calculus:</td>
<td>p1 := p1 + 1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>C O S Z</td>
</tr>
<tr>
<td>Bytes:</td>
<td>1</td>
</tr>
<tr>
<td>Description:</td>
<td>Increment register</td>
</tr>
</tbody>
</table>
### jCarC
**Jump on Carry Clear**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th>jCarC p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td>p1 = jumplabel</td>
</tr>
<tr>
<td>Calculus:</td>
<td>if (carry == 0) PC := p1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>-</td>
</tr>
<tr>
<td>Bytes:</td>
<td>2</td>
</tr>
</tbody>
</table>

**Description:**
Jump on carry clear. Program counter will be set to target address if carry is clear. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt.
If the target address is beyond the range of current address (PC) +128 bytes, then the assembler software will substitute this opcode for the following optimization:

```assembly
jCarS new_label
jsb p1
jrt
new_label: ...........
```

In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

**Category:** Conditional jump

### jCarS
**Jump on Carry Set**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th>jCarS p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td>p1 = jumplabel</td>
</tr>
<tr>
<td>Calculus:</td>
<td>if (carry == 1) PC := p1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>-</td>
</tr>
<tr>
<td>Bytes:</td>
<td>2</td>
</tr>
</tbody>
</table>

**Description:**
Jump on carry set. Program counter will be set to target address if carry is set. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt.
If the target address is beyond the range of current address (PC) +128 bytes, then the assembler software will substitute this opcode for the following optimization:

```assembly
jCarSC new_label
jsb p1
jrt
new_label: ...........
```

In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

**Category:** Conditional jump

### jcd
**Conditional Jump**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th>jcd p1, p2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td>p1 = Flag or input port bit [63...0]. See section 2.3 for DSP Inputs.</td>
</tr>
</tbody>
</table>
p2 = jumplabel

Calculus: If ( p1 == 1 ) PC := p2

Flags affected: -

Bytes: 2

Description: Program counter is set to target address if the bit given by p1 is set to one. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt.

Category: Conditional jump

### jEQ

**Jump on Equal**

Syntax: jEQ p1

Parameters: p1 = jumplabel

Calculus: if (Z == 0) PC := p1

Flags affected: -

Bytes: 2

Description: Jump on equal zero. Program counter will be set to target address if the foregoing result is equal to zero. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt.

If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization:

```
jNE new_label
jsb p1
jrt
new_label: ..........
```

In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

Category: Conditional jump

### jNE

**Jump on Not Equal**

Syntax: jNE p1

Parameters: p1 = jumplabel

Calculus: if (Z == 1) PC := p1

Flags affected: -

Bytes: 2

Description: Jump on not equal to zero. Program counter will be set to target address if the foregoing result is not equal to zero. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt.

If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization:

```
jEQ new_label
```

Member of the ams Group
In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

<table>
<thead>
<tr>
<th>Category</th>
<th>Conditional jump</th>
</tr>
</thead>
</table>

### jNeg

**Jump on Negative**

Syntax: `jNeg p1`

Parameters: p1 = jumplabel

Calculus: `if (S == 1) PC := p1`

Flags affected: -

Bytes: 2

Description: Jump on negative. Program counter will be set to target address if the foregoing result is negative. The target address is given by using a jumplabel. If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization:

```assembly
jPos new_label
jsb p1
jrt
new_label: ........
```

In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

<table>
<thead>
<tr>
<th>Category</th>
<th>Conditional jump</th>
</tr>
</thead>
</table>

### jOvlC

**Jump on Overflow Clear**

Syntax: `jOvlC p1`

Parameters: p1 = jumplabel

Calculus: `if (O == 0) PC := p1`

Flags affected: -

Bytes: 2

Description: Jump on overflow clear. Program counter will be set to target address if the overflow flag of the foregoing operation is clear. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt. If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization:

```assembly
jOflS new_label
jsb p1
jrt
```

<table>
<thead>
<tr>
<th>Category</th>
<th>Conditional jump</th>
</tr>
</thead>
</table>
In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

### jOvlC  
**Jump on Overflow Set**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th>jOvlC p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td>p1 = jumplabel</td>
</tr>
<tr>
<td>Calculus:</td>
<td>if (O == 1) PC := p1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>-</td>
</tr>
<tr>
<td>Bytes:</td>
<td>2</td>
</tr>
</tbody>
</table>
| Description:     | Jump on overflow set. Program counter will be set to target address if the overflow flag of the foregoing operation is set. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt. If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization: jOvlC new_label jsb p1 jrt new_label: ...........

In this case the stack will be loaded with p1, and therefore the stack capacity will be reduced by one.

### jPos  
**Jump on Positive**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th>jPos p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td>p1 = jumplabel</td>
</tr>
<tr>
<td>Calculus:</td>
<td>if (S == 0) PC := p1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>-</td>
</tr>
<tr>
<td>Bytes:</td>
<td>2</td>
</tr>
</tbody>
</table>
| Description:     | Jump on positive. Program counter will be set to target address if the foregoing result is positive. The target address is given by using a jumplabel. The conditional jump does not serve the stack. Therefore it is not possible to return by jrt. If the target address is beyond the range of current address (PC) + 128 bytes, then the assembler software will substitute this opcode for the following optimization: jNeg new_label jsb p1
### jrt

**Return from subroutine**

**Syntax:**

```
jrt
```

**Parameters:**

- 

**Calculus:**

\[ PC := PC \text{ from jsub-call} \]

**Flags affected:**

- 

**Bytes:**

1

**Description:**

Return from subroutine. A subroutine can be called via 'jsb' and exited by using jrt. The program is continued at the next command following the jsb-call. You have to close a subroutine with jrt - otherwise there will be no jump back. The stack is decremented by 1.

**Category:**

Unconditional Jump

### jsb

**Unconditional Jump**

**Syntax:**

```
jsb p1
```

**Parameters:**

- \( p1 = \text{jumplabel} \)

**Calculus:**

\[ PC := PC \text{ from jsub-call} \]

**Flags affected:**

- 

**Bytes:**

2

**Description:**

Jump to subroutine without condition. The program counter is loaded by the address given through the jumplabel. The subroutine is processed until the keyword 'jrt' occurs. Then a jump back is performed and the next command after the jsb-call is executed. This opcode needs temporarily a place in the program counter stack (explanation see below). The stack is incremented by 1.

**Category:**

Unconditional Jump

### load

**Load Accumulator**

**Syntax:**

```
load p1,p2
```

**Parameters:**

- \( p1 = \text{ACCU} [a,b] \)
- \( p2 = \text{24-bit number} \)

**Calculus:**

\[ p1 := p2 \]

**Flags affected:**

S Z

In this case the stack will be loaded with \( p1 \), and therefore the stack capacity will be reduced by one.
<table>
<thead>
<tr>
<th>Bytes:</th>
<th>6</th>
</tr>
</thead>
</table>
| Description:| Move constant to p1 (p1=ACCU, p2=NUMBER)  
The following instruction is not allowed:  
load r, NUMBER  
This instruction is a macro that is replaced by the following opcodes:  
rad NUMBER[23:18]  
rad NUMBER[17:12]  
rad NUMBER[11:6]  
rad NUMBER[5:0]  
rad 63  
move [a, b], r  
Here the 24-bits number is split into four pieces, the symbol [xx:yy]  
indicates the individual bit range belonging to each piece. Please notice  
that the ram address pointer is changed during the operations, keep this  
in mind while coding. |
| Category:    | RAM access |

### load2exp

**Syntax:**
load2exp p1,p2

**Parameters:**
- p1 = ACCU [a,b]
- p2 = 6-bit number

**Calculus:**
\[ p1 := 2^{p2} \]

**Flags affected:** S Z

**Bytes:** 2

**Description:** Move \(2^{p2}\) to p1(p1=ACCU, p2=NUMBER)  
The following instruction is not allowed:  
load r, NUMBER  
This instruction is a macro that is replaced by the following opcodes:  
rad NUMBER[5:0]  
rad 62  
move [a, b], r |

**Category:** RAM access

### move

**Syntax:**
move p1,p2

**Parameters:**
- p1 = ACCU [a,b,r]
- p2 = ACCU [a,b,r]

**Calculus:**
\[ p1 := p2 \]

**Flags affected:** S Z

**Bytes:** 1

**Description:** Move content of p2 to p1

**Category:** RAM access
### mult

**Syntax:**
mult

**Parameters:**
- 

**Calculus:**
\[ ab := (b \ast r) \]

**Flags affected:**
S Z

**Bytes:**
1

**Description:**
Unsigned multiplication of the content of ab and r registers. ab is the composition of the registers a and b, forming an 96-bits long register, where 'a' takes the most significant bits, and register 'b' takes the less significant ones. The result is stored in the composed register a and b. The register 'a' must be previously cleared. This instruction only executes one multiplication step, to execute a full 48-bits multiplication, this instruction must be executed 48 times. This has the disadvantage of being tedious to code, but also has the advantage of executing only the amount of arithmetic needed, if you don't need a 48-bits multiplication but N, where N<48, then you have only to execute N multiplication steps in order to complete the full N-bits multiplication. After one multiplication step, register 'a' contains \((a+(b[0]\ast r))>>>1\), and register 'b' contains \(\{a[0], b[47:1]\}\). For example: lets denote the individual bits of register 'a' as a[47], a[46], a[45]......a[2], a[1], a[0], and lets denote a range of bits of 'a' as: a[3:0], meaning the 4 less significant bits of register 'a'. Then, after one multiplication step, a[46:0] = (a[47:0] + r[47:0] * b[0]) >>> 1, where >>> 1, means right shift by one position; the value of a[47] is zero, and b[47] = (a[0] + r[0] * b[0]), and b[46:0] = b[47:1]. The register r remains unchanged.

**Category:**
Complex arithmetic

### nop

**Syntax:**
- 

**Parameters:**
- 

**Calculus:**
- 

**Flags affected:**
- 

**Bytes:**
1

**Description:**
Placeholder code or timing adjust (no function)

**Category:**
Miscellaneous

### not

**Syntax:**
not p1

**Parameters:**
p1 = ACCU [a,b,r]

**Calculus:**
p1 := ~ p1

**Flags affected:**
C O S Z
### or Bitwise OR

<table>
<thead>
<tr>
<th>Bytes:</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description:</td>
<td>Invert register</td>
</tr>
<tr>
<td>Category:</td>
<td>Bitwise operation</td>
</tr>
</tbody>
</table>

#### Syntax:
```
or p1,p2
```

#### Parameters:
- `p1 = ACCU [a,b,r]`
- `p2 = ACCU [a,b,r]`
- `p1 != p2`

#### Calculus:
```
p1 := p1 | p2
```

#### Flags affected:
- C O S Z

#### Bytes:
- 1

#### Description:
Bitwise OR (disjunction)

#### Category:
Bitwise operation

### powerOnReset Power On Reset

<table>
<thead>
<tr>
<th>Bytes:</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description:</td>
<td>This is a symbolic opcode which is equivalent to the following instruction sequence: powerOnReset</td>
</tr>
<tr>
<td>Category:</td>
<td>Miscellaneous</td>
</tr>
</tbody>
</table>

### rad Set RAM Address Pointer

<table>
<thead>
<tr>
<th>Bytes:</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description:</td>
<td>Set pointer to ramaddress (range: 0..63)</td>
</tr>
<tr>
<td>Note:</td>
<td>rad _at_DPTR0 and rad _at_DPTR1 are instructions that will be seen in the firmware. With these opcodes, the address in the Data Pointer (DPTRO &amp;1 at RAM address 44 and 45) is taken as the address for</td>
</tr>
</tbody>
</table>

---

**Member of the ams Group**
the RAM address pointer. _at_DPTR0 is at address 285, _at_DPTR1
is at address 287.
rad _at_DPTR0
move a, r
will move the contents of the address stored in DPTRO to the A
register.
See also section 3.2.1.

<table>
<thead>
<tr>
<th>resetWDG</th>
<th>Clear watch dog timer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>resetWDG</td>
</tr>
<tr>
<td>Parameters:</td>
<td>-</td>
</tr>
<tr>
<td>Calculus:</td>
<td>-</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>-</td>
</tr>
<tr>
<td>Bytes:</td>
<td>5</td>
</tr>
</tbody>
</table>
| Description: | Clear watchdog timer. This is a symbolic opcode which is equivalent to the following instruction sequence:
|            | bitC 54                |
|            | bitC 55                |
|            | bitS 54                |
|            | bitS 55                |
|            | bitC 54                |
| Category:  | Miscellaneous          |

<table>
<thead>
<tr>
<th>shiftL</th>
<th>Shift Left</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>shiftL p1</td>
</tr>
<tr>
<td>Parameters:</td>
<td>p1 = ACCU [a, b]</td>
</tr>
<tr>
<td>Calculus:</td>
<td>p1 := p1&lt;&lt; 1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>S Z</td>
</tr>
<tr>
<td>Bytes:</td>
<td>1</td>
</tr>
<tr>
<td>Description:</td>
<td>Shift p1 left -- &gt; shift p1 register to the left, fill LSB with O, MSB is placed in carry register</td>
</tr>
<tr>
<td>Category:</td>
<td>Shift and rotate</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>shiftR</th>
<th>Shift Right</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>shiftR p1</td>
</tr>
<tr>
<td>Parameters:</td>
<td>p1 = ACCU [a, b]</td>
</tr>
<tr>
<td>Calculus:</td>
<td>p1 := p1&gt;&gt; 1</td>
</tr>
<tr>
<td>Flags affected:</td>
<td>S Z</td>
</tr>
<tr>
<td>Bytes:</td>
<td>1</td>
</tr>
<tr>
<td>Description:</td>
<td>Signed shift right of p1 -- &gt; shift p1 right, MSB is duplicated according</td>
</tr>
</tbody>
</table>
### sign

**Syntax:**

`sign p1`

**Parameters:**

`p1 = ACCU [a,b]`

**Calculus:**

- When `S = 0` => `p1 := |p1|`, `S := (1 - p1/|p1|)/2`
- When `S = 1` => `p1 := - |p1|`, `S := (1 - p1/|p1|)/2`

**Flags affected:**

`S Z`

**Bytes:**

1

**Description:**

The Signum flag takes the sign of accumulator, 0 when positive or 1 when negative. The accumulator changes its sign after the execution of this opcode, if and only if the Signum flag (before the execution) is 1. Zero is assumed to be positive.

**Category:**

Simple arithmetic

---

### stop

**Syntax:**

`stop`

**Parameters:**

- 

**Calculus:**

- 

**Flags affected:**

- 

**Bytes:**

1

**Description:**

Stop of the PCAP-Controller. The clock generator is stopped, the PCAP-Controller and the OTP go to standby. A restart can be achieved by an external event like ‘watchdog timer’, ‘external switch’ or ‘new capacitive measurement results’. Usually this opcode is the last command in the assembler listing.

**Category:**

Miscellaneous

---

### sub

**Syntax:**

`sub p1,p2`

**Parameters:**

`p1 = ACCU [a,b,r]`

`p2 = ACCU [a,b,r]`

**Calculus:**

`p1 := p1 - p2`

**Flags affected:**

`C O S Z`

**Bytes:**

1

**Description:**

Subtraction of 2 registers. The following instructions are not allowed: `add a,a`, `add b,b`, `add r,r`

**Category:**

Simple arithmetic
<table>
<thead>
<tr>
<th>xor</th>
<th>Bitwise XOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>xor p1,p2</td>
</tr>
</tbody>
</table>
| Parameters: | p1 = ACCU[a,b,r]  
|           | p2 = ACCU[a,b,r]  
|           | p1 != p2                                        |
| Calculus: | p1 := p1 ^ p2                                   |
| Flags affected: | C O S Z                                        |
| Bytes:   | 1                                               |
| Description: | Bitwise XOR (antivalence)                      |
| Category: | Bitwise operation                              |

### 3.2 Instruction Details

#### 3.2.1 rad

Sets the RAM address. Typical example:

```plaintext
rad 12
move a, r
```

**Pointer**

rad _at_DPTR0 and rad _at_DPTR1 are special instructions for indirect addressing. _at_DPTR0 and _at_DPTR1 are special RAM addresses 285 and 287 that have been defined in the firmware.

RAM addresses 44 and 45 are used as data pointers, named DPTR0 and DTTPR1.

By means of

```plaintext
rad DPTR0
move r, a
```

an address is loaded into DPTR0. With

```plaintext
rad _at_DPTR0
```

the address in DPTR0 is loaded.

Example: copy sequently RAM-content from one address-space to another

```plaintext
load a, C0_ratio
rad DPTR1
move r, a
load a, RES0
rad DPTR0
move r, a
```
load b, 8
jsb __sub_dma__

__sub_dma__:  
; DPTR1 := source_address
; DPTR0 := destination address
; b := length of dma
rad _at_DPTR1
move a, r
rad _at_DPTR0
move r, a
rad ONE
move a, r
rad DPTR0
add r, a
rad DPTR1
add r, a
sub b, a
jNE __sub_dma__
jrt
ENDIF

3.2.2 mult

The instruction “mult” is just a single multiplication step. To do a complete 48-bit multiplication this instruction has to be done 48 times. The multiplicands are in accumulators b and r. Every step takes the lowest bit of b. If it is one, r is added to accumulator a, else nothing is added. Thereafter a and b are shifted right. The lowest bit of a becomes the highest bit of b. Before the first step of the multiplication, a has to be cleared. The final result is spread over both accumulators a and b.

The use of mult is simplified by using the standard.h library. This library includes function calls for multiplications with arbitrary number of multiplication steps. E.g., a call of function mult_24 will do a 24-step multiplication.
Example 1: \( r = 5, b = 5 \); 48-bit integer multiplication

<table>
<thead>
<tr>
<th>Steps</th>
<th>a</th>
<th>b</th>
<th>r</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>'b0..0000</td>
<td>'b00000..00010</td>
<td>'b0..0101</td>
</tr>
<tr>
<td></td>
<td>+, \rightarrow</td>
<td>'b0..0101</td>
<td>'b10000..00010</td>
</tr>
<tr>
<td>2</td>
<td>\rightarrow</td>
<td>'b0..0001</td>
<td>'b010000..0001</td>
</tr>
<tr>
<td></td>
<td>+, \rightarrow</td>
<td>'b0..0111</td>
<td>'b001000..00000</td>
</tr>
<tr>
<td>3</td>
<td>\rightarrow</td>
<td>'b0..0011</td>
<td>'b1001000..00000</td>
</tr>
<tr>
<td></td>
<td>\rightarrow</td>
<td>'b0..0000</td>
<td>'b1100100..00000</td>
</tr>
<tr>
<td>4</td>
<td>\rightarrow</td>
<td>'b0..0000</td>
<td>'b011001..00000</td>
</tr>
<tr>
<td>5</td>
<td>\rightarrow</td>
<td>'b0..0000</td>
<td>'b000000.0100110</td>
</tr>
<tr>
<td>6</td>
<td>\rightarrow</td>
<td>'b0..0000</td>
<td>'b000000.010011</td>
</tr>
</tbody>
</table>

In many cases it will not be necessary to do the full 48 multiplication steps but much fewer. The necessary number of steps is given by the number of significant bits of \( b \) and also the necessary significant number of bits of the result.

But, if the multiplication steps are fewer than 48, the result might be spread between accumulators \( a \) and \( b \). Doing an appropriate right shift of the multiplicand in \( r \), and the appropriate number of multiplication steps, it is possible to ensure that the result is either fully in \( a \) or in \( b \).

Example 2: 24-bit fractional number multiplication, result in \( a \)

Let’s assume that multiplicand \( b \) is 12.5, given as 24-bit number with 4 integer and 20 fractional digits, and \( b \) has to be multiplied by 1.5. The result shall have 24 significant bits, too.

To have the final result fully in \( a \), it is best to shift \( r \) as far as possible to the left. Therefore, \( r \) is shifted 46 bit to the left, \( r = 'h600000 000000 \). This left shift is easily done for constants.

The minimum number of multiplication steps is then given by the number of significant bits of \( b \).
12.5 * 1.5 = b * 2^{expB} * r * 2^{expR} = b * 2^{20} * r * 2^{46}; b = \text{hC80000}; r = \text{h600000000000}

<table>
<thead>
<tr>
<th>Steps</th>
<th>a</th>
<th>b</th>
<th>r</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>’h00000000000</td>
<td>’h000000C8000</td>
<td>’h60000000000</td>
</tr>
<tr>
<td>16</td>
<td>’h00000000000</td>
<td>’h000000000C8</td>
<td>’h60000000000</td>
</tr>
<tr>
<td>19</td>
<td>’h00000000000</td>
<td>’h00000000019</td>
<td>’h60000000000</td>
</tr>
<tr>
<td>20</td>
<td>+, \rightarrow</td>
<td>’h30000000000</td>
<td>’h0000000000C</td>
</tr>
<tr>
<td>21</td>
<td>\rightarrow</td>
<td>’h18000000000</td>
<td>’h00000000006</td>
</tr>
<tr>
<td>22</td>
<td>\rightarrow</td>
<td>’h0C000000000</td>
<td>’h00000000003</td>
</tr>
<tr>
<td>23</td>
<td>+, \rightarrow</td>
<td>’h36000000000</td>
<td>’h00000000001</td>
</tr>
<tr>
<td>24</td>
<td>+, \rightarrow</td>
<td>’h4B000000000</td>
<td>’h00000000000</td>
</tr>
</tbody>
</table>

After 24 multiplication steps the full 24-bit result stands in a, starting at the highest significant bit. In many cases the result can be used in this form to do further mathematical processing, e.g. as parameter r in a further multiplication.

In case the true decimal value has to be calculated from the result, this is done by following formula:

\[ \text{product} = a * 2^{\text{steps} + \text{expR} - \text{expB}} = a * 2^{24+(-20)+(-46)} = a * 2^{42} \]

\[ \text{h4B0000000000} * 2^{42} = \text{h4B} * 2^2 = 75 * 2^2 = 18.75 \]

**Result in A:**

Steps = expRes - expB - expR  
Note: Steps >= Number of significant bits in B

**Result in B:**

Steps = expRes - expB - expR - 48  
Note: Steps >= Number of significant bits in B
3.2.4 div

The instruction “div” is, like the multiplication, just a single step of a complete division. The necessary number of steps for a complete division depends on the accuracy of the result. The dividend is in accumulator a, the divisor is in accumulator r. Every division step contains following actions:

1. leftshift b
2. compare a and r. If a is bigger or equal to r then r is subtracted from a and One is added to b
3. leftshift a

Start Conditions: $0 < a < 2^r$, $b = 0$

Again, multiple division steps are implemented in the standard.h library to be easily used by customers. A call of function e.g. div_24 out of this library will do a sequence of 24 division steps. The result is found in b, the remainder in a.

With N division steps the result in $b := (a/r) + 2^{(N-1)}$, $a := \text{remainder} \cdot 2^N$.

Example 1: $a = 2$, $r = 6$, Integer division

<table>
<thead>
<tr>
<th>Steps</th>
<th>a = 2</th>
<th>b</th>
<th>r = 6</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000000..000010</td>
<td>0..0000</td>
<td>0..0110</td>
<td>a &lt; r, leftshift b, a</td>
</tr>
<tr>
<td>1</td>
<td>000000..000100</td>
<td>0..0000</td>
<td>0..0110</td>
<td>a &lt; r, leftshift b, a</td>
</tr>
<tr>
<td>2</td>
<td>000000..010000</td>
<td>0..0000</td>
<td>0..0110</td>
<td>leftshift b, a &gt;= r: a = r, b+=1, leftshift a</td>
</tr>
<tr>
<td>3</td>
<td>000000..001000</td>
<td>0..0001</td>
<td>0..0110</td>
<td>a &lt; r, leftshift b, a</td>
</tr>
<tr>
<td>4</td>
<td>000000..010000</td>
<td>0..0010</td>
<td>0..0110</td>
<td>leftshift b, a &gt;= r: a = r, b+=1, leftshift a</td>
</tr>
<tr>
<td>5</td>
<td>000000..001000</td>
<td>0..0101</td>
<td>0..0110</td>
<td></td>
</tr>
</tbody>
</table>

Quotient $= b \cdot 2^{1\text{exp}(b)} = 0.3125$, Remainder $= a \cdot 2^{\text{exp}(b)} = 4 \cdot 2^2 = 0.125$

The following two, more complex examples show a nice advantage of division over multiplication: The resolution in bit is directly given by the number of multiplication steps. With this knowledge, assembly programs can be written very effectively. It is easy to use only the number of division steps that is necessary.

Example 2: $A = 8.75$, $R = 7.1875$, Fractional number division, A & R with 4 fractional digits each.

$8.75 / 7.1875 = a \cdot 2^{\exp A} / r \cdot 2^{\exp R} = a \cdot 2^{-4} / r \cdot 2^{-4}$
### Example 3: $A = 20, R = 1.2$, Fractional number division, $R < A.$

A and $R$ are left shifted to display the fractional digits of $R$. Further, $R$ has to be left shifted till it is bigger than $A/2$.

$$20/1.2 = a \times 2^{\text{exp}A}/r \times 2^{\text{exp}R} = a\times 2^{-4}/r \times 2^{-8}$$

<table>
<thead>
<tr>
<th>Steps</th>
<th>$a = 320$</th>
<th>$b$</th>
<th>$r = 307$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0001 0100 0000</td>
<td>0000 0000 0000 0001 0011 0011</td>
<td>leftshift b, $a &gt;= r$: $a=r$, $b+=1$, leftshift a</td>
</tr>
<tr>
<td>1</td>
<td>0000 0001 1010</td>
<td>0000 0000 0001 0011 0011 0011 0011</td>
<td>$a &lt; r$, leftshift b, a</td>
</tr>
<tr>
<td>2</td>
<td>0000 0011 0100</td>
<td>0000 0000 0010 0011 0011 0011</td>
<td>$a &lt; r$, leftshift b, a</td>
</tr>
<tr>
<td>3</td>
<td>0000 0110 1000</td>
<td>0000 0000 0100 0011 0011 0011</td>
<td>$a &lt; r$, leftshift b, a</td>
</tr>
<tr>
<td>4</td>
<td>0000 1101 0000</td>
<td>0000 0000 1000 0011 0011 0011</td>
<td>$a &lt; r$, leftshift b, a</td>
</tr>
<tr>
<td>5</td>
<td>0001 1010 0000</td>
<td>0000 0000 0001 0011 0011 0011</td>
<td>leftshift b, $a &gt;= r$: $a=r$, $b+=1$, leftshift a</td>
</tr>
<tr>
<td>6</td>
<td>0000 1011 1010</td>
<td>0000 0000 0001 0011 0011 0011</td>
<td>$a &lt; r$, leftshift b, a</td>
</tr>
<tr>
<td>7</td>
<td>0001 1011 0100</td>
<td>0000 0000 0100 0011 0011 0011</td>
<td>leftshift b, $a &gt;= r$: $a=r$, $b+=1$, leftshift a</td>
</tr>
</tbody>
</table>

**Quotient** = $b \times 2^{(\text{exp}A-\text{exp}R)} = 155 \times 2^{(4+4(6))} = 1.2109$

**Remainder** = $a \times 2^{\text{exp}R} = 190 \times 2^{10} = 0.0463$
<table>
<thead>
<tr>
<th></th>
<th>0001 0000 0010</th>
<th>0000 1000 0101</th>
<th>0001 0011 0011</th>
<th>a &lt; r, leftshift b, a</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>0010 0000 0100</td>
<td>0001 0000 1010</td>
<td>0001 0011 0011</td>
<td>leftshift b, a &gt;= r: a=r, b+=1, leftshift a</td>
</tr>
<tr>
<td>10</td>
<td>0001 1010 0010</td>
<td>0010 0001 0101</td>
<td>0001 0011 0011</td>
<td>leftshift b, a &gt;= r: a=r, b+=1, leftshift a</td>
</tr>
<tr>
<td>11</td>
<td>0000 1101 1110</td>
<td>0100 0010 1011</td>
<td>0001 0011 0011</td>
<td>a &lt; r, leftshift b, a</td>
</tr>
<tr>
<td>12</td>
<td>0001 1011 1100</td>
<td>1000 0101 0110</td>
<td>0001 0011 0011</td>
<td></td>
</tr>
</tbody>
</table>

Quotient = \( b \times 2^{1+\text{expA}-\text{expRes}} \) = 2134 \times 2^{1+4+8+2} = 16.6719

The remainder is, as always, smaller than the denominator divided by 2^\text{expRes} e.g. in the present case, remainder < 1.2 / 2^5 = 0.0003

Steps = 1 + \text{expA} - \text{expB} - \text{expRes}
4 Assembly Programs

The PCapØ2 assembler is a multi-pass assembler that translates assembly language files into HEX files as they will be downloaded into the device. For convenience, the assembler can include header files. The user can write his own header files but also integrate the library files as they are provided by acam. The assembly program is made of many statements which contain instructions and directives. The instructions have been explained in the former section 3 of this datasheet. In the following sections we describe the directives and some sample code.

Each line of the assembly program can contain only one directive or instruction statement. Statements must be contained in exactly one line.

Symbols
A symbol is a name that represents a value. Symbols are composed of up to 31 characters from the following list:

A - Z, a - z, 0 - 9, _

Symbols are not allowed to start with numbers. The assembler is case sensitive, so care has to be taken for this.

Numbers
Numbers can be specified in hexadecimal or decimal. Decimal have no additional specifier. Hexadecimals are specified by leading “0x”.

Expressions and Operators
An expression is a combination of symbols, numbers and operators. Expressions are evaluated at assembly time and can be used to calculate values that otherwise would be difficult to be determined.

The following operators are available with the given precedence:

<table>
<thead>
<tr>
<th>Level</th>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>()</td>
<td>Brackets, specify order of execution</td>
</tr>
<tr>
<td>2</td>
<td>* /</td>
<td>Multiplication, Division</td>
</tr>
<tr>
<td>3</td>
<td>+ —</td>
<td>Addition, Subtraction</td>
</tr>
</tbody>
</table>

Example:

```
CONST value 1
equal ((value + 3)/2)
```
4.1 Directives

The assembler directives define the way the assembly language instructions are processed. They also provide the possibility to define constants, to reserve memory space and to control the placement of the code. Directives do not produce executable code.

The following table provides an overview of the assembler directives.

<table>
<thead>
<tr>
<th>Directive</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONST</td>
<td>Constant definition, CONST [name] [value] value might be a number, a constant, a sum of both</td>
<td>CONST Slope 42&lt;br&gt;CONST Slope constant + 1</td>
</tr>
<tr>
<td>LABEL:</td>
<td>Label for target address of jump instructions. Labels end with a colon. All rules that apply to symbol names also apply to labels.</td>
<td>jsb LABEL1&lt;br&gt;LABEL1: ...</td>
</tr>
<tr>
<td>;</td>
<td>Comment, lines of text that might be implemented to explain the code. It begins with a semicolon character. The semicolon and all subsequent characters in this line will be ignored by the assembler. A comment can appear on a line itself or follow an instruction.</td>
<td>; this is a comment</td>
</tr>
<tr>
<td>org</td>
<td>Sets a new origin in program memory for subsequent statements.</td>
<td>org 0x23&lt;br&gt;equal 0x332211&lt;br&gt;; write 0x11 to address 0x23, &lt;br&gt;; 0x22 to address 0x24 ...</td>
</tr>
<tr>
<td>equal</td>
<td>Insert three bytes of user defined data in program memory, starting at the address as defined by org.</td>
<td></td>
</tr>
<tr>
<td>#include</td>
<td>Include the header or library file named in the quotation marks &quot;&quot; or brackets &lt; &gt;. The code will be added at the line of the include command. In quotation marks there might be just the file name in case the file is in the same folder as the program, but also the complete path. Names in brackets refer to the acam library with the fixed path \Programs\acam PCapØ2\lib.</td>
<td>#include &lt;rdc.h&gt;&lt;br&gt;#include &quot;rdc.h&quot;</td>
</tr>
<tr>
<td>#ifdef</td>
<td>Directive to implement code or not, depending on the value of the symbol following the #ifdef directive. Use e.g. to include header files only once into a program.</td>
<td>#ifdef <strong>standard_h</strong>&lt;br&gt;#else&lt;br&gt;#define <strong>standard_h</strong>&lt;br&gt;...&lt;br&gt;#endif</td>
</tr>
<tr>
<td>#define</td>
<td>Defines a symbol that will be interpreted as true when being analysed by the #ifdef directive</td>
<td></td>
</tr>
</tbody>
</table>
4.2 Sample Code

In the following we show some sample code for programming loops in the various kinds, for the use of the load instruction and the rotate instruction.

### 4.2.1 “for” Loop

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>load a, max not a inc a rad index move r, a do: ;{} rad index inc r jCarC do</td>
<td>for(index=-max; index &lt; 0; index++)</td>
<td>max := number of repetitions 2\textsuperscript{nd} complement for max (~max+1) store (~max) to index loop body loop increment repeat while index &lt; 0</td>
</tr>
</tbody>
</table>

### 4.2.2 “while” Loop

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>do: rad expression move a, r jEQ done ;{} clear a jEQ do done;</td>
<td>while ( expression ) {..}</td>
<td>activate Status Flags for “expression”. Jump if expression == 0 loop body unconditional jump without writing to program counter stack</td>
</tr>
</tbody>
</table>

### 4.2.3 “do - while” Loop

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>do: ;{} rad expression move a, r jNE do</td>
<td>do {..} while ( expression )</td>
<td>loop body activate Status Flags jump if expression != 0</td>
</tr>
</tbody>
</table>
### 4.2.4 “do - while” with 2 pointers

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
</table>
| load a, MW7  
rad loopLimit  
mov r, a  
load a, MW0  
rad DPTR0  
mov r, a  
load a, RES0  
rad DPTR1  
mov r, a  
do:  
rad _at_DPTR0  
mov a, r  
rad _at_DPTR1  
mov r, a  
rad loopLimit  
mov a, r  
rad DPTR1  
inc r  
rad DPTR0  
inc r  
sub a, r  
jCarS do | loopLimit = *MW7  
ptrSource = *MW0;  
ptrSink = *Res0;  
do { *ptrSink++ = *ptrSource++ }  
while ( ptrSource <= MW7) | load max-address for ptrSource  
load ptrSource with source address  
load ptrSink with sink address  
loop body  
load value from source  
write value to sink  
write max-address to a  
increment sink address  
increment source address  
limitLoop - ptrSource  
repeat loop if ptrSource <= max-address |

### 4.2.5 Load Negative Values

How to load a negative 24 bit value from the program memory

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
</table>
| load a, 5  
not a  
inc a | a = -5  
a = 'h000000_000005  
a = 'hffffff_ffffffff (:= -6)  
a = 'hffffff_fffffffb (:= -5) | |

### 4.2.6 Load Signed Values

How to load a signed 24 bit value from the program memory

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
</table>
| load2exp a, 23  
load b, <S24bC>  
rad 0  
mov r, b  
sub b, a  
jCarC positive  
sub b, a  
mov r, b  
positive:  
mov b, r | b = <S24bC>  
a = 2^23  
reg0 = <S24bC>  
if( <S24bC> >= 2^23 )  
reg0 = <S24bC> - 2^24 | |
### 4.2.7  Rotate Right A to B

To rotate a value right from Akku A to Akku B,Akku B and R must be set to zero. Afterwards with each `mult` command a single „rotate right from A to B“ is done. This function could be used e.g. to shift a 8-bit value to the highest byte in the register.

<table>
<thead>
<tr>
<th>Assembler</th>
<th>C-Equivalent</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>load a, 0xa3</td>
<td>A = &lt;U8bC&gt;</td>
<td></td>
</tr>
<tr>
<td>clear b</td>
<td>b = a &lt;&lt; 40</td>
<td></td>
</tr>
<tr>
<td>move r, b</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult ; (8x)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>multi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>multi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>multi</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
5 Libraries

The **PICO**CAP assembler comes with a set of ready-to-use library functions. With these libraries the firmware can be written in a modular manner. The standard firmware 03.01.xx is a good example for this modular programming.

When the DSP has to be programmed by the user for a specific application or when the firmware ought to be modified, these library functions can be simply integrated into the application program without any major tailoring. They save programming effort for known, repeatedly used, important functions. Some library files are interdependent on other file(s) from the library.

The library functions are called header files (they have *.h extension) in the assembler software and have to be included in the main *.asm program.

The following are the header files that are supplied with the **PICO**CAP assembler as part of the standard firmware.

- standard.h
- PCapØ2a.h
- cdc.h
- rdc.h
- signed24_to_signed48.h
- dma.h
- pulse.h
- sync.h
- median.h

The input parameters, output parameters, effect on RAM contents etc. for each of these library functions is explained in the tables below.

**NOTE:**

In the standard firmware and in all the library files, the notation “ufdN” is used as a comment. This shows if the parameter is signed or unsigned and the number of fractional digits in the number, N. For e.g. ufd21 indicates that the parameter is an unsigned number with 21 digits after the decimal point, 21 fractional digits. If the u at the beginning is missing, it is a signed number.
### 5.1 standard.h

<table>
<thead>
<tr>
<th>Function</th>
<th>Standard math library for implementing multiplication, division and shift operations.</th>
</tr>
</thead>
</table>
| Input parameters | For shift right (1-48): parameter in accumulator B  
For shift left (1-48): parameter in accumulator A  
Multiplication (1-48 steps): parameter in Accumulators B and R  
Division (1-48 steps): Dividend in Accumulator A, Divisor in R |
| Output/Return value | For shift right (1-48): Output in B  
For shift left (1-48): Output in A  
Multiplication (1-48 steps): Output in AB  
Division (1-48 steps): Quotient in B, Remainder can be calculated from R |
| Prerequisites | - |
| Dependency on other header files | - |
| Function call | shiftR_B_48, ..., shiftR_B_01  
shiftL_A_48, ..., shiftL_A_01  
mult_48, ..., mult_01  
div_49, ..., div_01  
__div_variable__  
__mult_variable__ |
| Temporary memory usage | 4 locations – all declared and used in the “__temporary_variables__” address range given as input parameter by the user. |
| Changes any RAM content permanently? | No |

<table>
<thead>
<tr>
<th>Function</th>
<th><strong>div_variable</strong></th>
</tr>
</thead>
</table>
| parameter | Akku A: dividend  
Akku B: no of division steps  
(rad) __sub_standard_divisor__: := divisor |
| return Value | Akku B := (dividend/divisor) |
| call | jsb __div_variable__ |
| local / temporary ram | 4x:  
__sub_standard_divisor__  
__var_index0__  
__var_index1__  
__sub_standard_AkkuC__ |
### Function

<table>
<thead>
<tr>
<th><em>mult_variable</em></th>
<th>variable number of multiplication steps</th>
</tr>
</thead>
</table>

### Parameter

- Akku A: number of multiplication steps
- Akku B: multiplier 1
- (rad) ___sub_standard_multiplier__ := multiplier 2

### Return Value

- Akku AB := (multiplier 1 *multiplier 2)

### Call

- jsb ___mult_variable__

### Local / Temporary RAM

- 4x:
  - ___sub_standard_multiplier__
  - ___var_index0__
  - ___var_index1__
  - ___sub_standard_AkkuC__

### 5.2 PCap02a.h

**Function:**

This is a standard library for PCap02A firmware projects. This library contains the major address-mappings and constant names for the PCap02A. This file should be always included. It contains no commands, so no program space is wasted.

**Input parameters:**

- 

**Output/Return value:**

- The constants in the file are declared, these can be used further in the program.

**Prerequisites**

- 

**Dependency on other header files**

- 

**Function call**

- 

**Temporary memory usage**

- 

**Changes any RAM content permanently?**

-
5.3  cdc.h

Function: Function for Capacitance-to-Digital Conversion. This module contains the subroutine to determine the capacitor ratios, dependent on measurement scheme and the compensation mode.

Input parameters:

- __sub_cdc_differential__: 0 = single sensor
- __sub_cdc_gain_corr__: 1 = differential sensor
- __persistent_cdc_first__: Factor for TCsg ufd21
- __temporary_variables__: Address where CDC results are to be stored
- Define address space for temporary variables, address < 39!

Switches

- #define __CDC_INVERSE__ Results in C1_ratio to C7_ratio are the reversal values (C0/C1 etc.)
- #define __SUB_CDC_FPP_x__ x maybe a value between 19..25 select the fraction point position of the results. Default = 21
- #define __CDC_VARIABLE_AVERAGE__ Activate variable averaging by DSP. If enabled, A Value != 0 must be written to __sub_cdc_dsp_avr__ else declare
  CONST __sub_cdc_dsp_avr__ x where x is the number for DSP averaging

Output/Return value:

- Capacitance ratios C0_ratio, ..., C7_ratio
- CDC_BUSY signals if DSP-Averaging is complete (0:=false; 1:=true)

Prerequisites

- Declare a constant ONE = 1

Dependency on other header files

- #include <standard.h>

Function call

- jsb __sub_cdc__

Temporary memory usage

- 5 locations – all declared and used in the “__temporary_variables__" address range given as input parameter by the user.

Changes any RAM content permanently?

- Yes – 10 locations updated with capacitance ratio results in the address range specified by the user in __persistent_cdc_first__
  C0_ratio
  C1_ratio
  C2_ratio
  C3_ratio
  C4_ratio
  C5_ratio
### 5.4 rdc.h

<table>
<thead>
<tr>
<th>Function</th>
<th>Function for <strong>Resistance-to-Digital Conversion</strong>. This module contains the subroutine to determine the resistor ratios.</th>
</tr>
</thead>
</table>
| Input parameters | __persistent_rdc_first__ : address where RDC results are to be stored  
__temporary_variables__ : define address space for temporary variables |
| Output/Return value | Resistance ratios R0_ratio, R1_ratio, R2_ratio |
| Prerequisites | none |
| Dependency on other header files | #include <standard.h> |
| Function call | jsb __sub_rdc__ |
| Switches | #define __SUB_RDC_FPP_x__ where x is the number of fraction (fix point position??) point position for results R0_ratio to R2_ratio. Default: 21 |
| Temporary memory usage | 1 location - declared and used in the “__temporary_variables__” address range given as input parameter by the user. |
| Changes any RAM content permanently? | Yes – 3 locations updated with resistance ratio results in the address range specified by the user in __persistent_rdc_first__  
R0_ratio  
R1_ratio  
R2_ratio |

### 5.5 signed24_to_signed48.h

<table>
<thead>
<tr>
<th>Function</th>
<th>This function is used to type-cast a 24-bit signed number to 48-bit signed value. For use e.g. with values transferred by PARA-Registers to a full 48-bit signed value.</th>
</tr>
</thead>
</table>
| Input parameters | Accumulator B = signed 24bit value  
__temporary_variables__ : define address space for temporary variables |
| Output/Return value | Accumulator B = signed 48bit Value |
### Prerequisites
- **Dependency on other header files**: -

### Function call
- **Function call**: jsb __sub_signed24_to_signed48__

### Temporary memory usage
- **1 location**: declared and used in the "__temporary_variables__" address range given as input parameter by the user.

### Changes any RAM content permanently?
- **Accumulator A is used in this subroutine, it will be overwritten.**

---

### 5.6 dma.h

<table>
<thead>
<tr>
<th>Function:</th>
<th>„Direct Memory Access“ – This library file contains a subroutine to copy sequential RAM-content from one address-space to another. The number of RAM values to be copied can be specified.</th>
</tr>
</thead>
</table>
| Input parameters: | Accumulator B : number of values to be copied  
DPTR1 : source RAM block address  
DPTR0 : destination RAM block address |
| Output/Return value: | The contents, i.e. the specified number of values are copied from the source RAM block to the destination RAM block. |
| Prerequisites | none |
| Dependency on other header files | - |
| Function call | jsb __sub_dma__ |
| Temporary memory usage | - |
| Changes any RAM content permanently? | Yes, the destination RAM block |
### 5.7 pulse.h

**Function:** Linearization function specifically to determine the pulse-output value:

\[
\text{Accumulator B} = \_\text{sub}_\text{pulse}_\text{slope}\ * \ \text{Accu. B} + \_\text{sub}_\text{pulse}_\text{offset}\ \text{Return Value is limited by } 0 \leq \text{Akku B} < 1024
\]

**Input parameters:**
- Accumulator B
- \_\text{sub}_\text{pulse}_\text{slope}\ : input value, unsigned, 21 fractional digits
- \_\text{sub}_\text{pulse}_\text{offset}\ : constant factor, signed, 4 fractional digits
- \_\text{temporary}_\text{variables}\ : constant summand, signed, 1 fractional digit

**Output/Return value:** The pulse output signals are generated

**Prerequisites**
- Declare a constant \( \text{ONE} = 1 \)

**Dependency on other header files**
- -

**Function call**
- jsb \_\text{sub}_\text{pulse}\_

**Temporary memory usage**
- 1 location - declared and used in the “\_\text{temporary}_\text{variables}\_” address range given as input parameter by the user.

**Changes any RAM content permanently?**
- No

### 5.8 sync.h

**Function:** The sync-filter (aka \( \text{sin}(x)/x \)) or rolling average filter is a filter function that determines the average for the last \( N \) values specified by the user in “\_\text{sub}_\text{sync}_\text{FilterOrder}\_”.

**Input parameters:**
- Accumulator B
- \_\text{sub}_\text{sync}_\text{FilterOrder}\_ : input to be filtered
- \_\text{persistent}_\text{sync}_\text{first}\_ : filter order, depth of filtering
- \_\text{temporary}_\text{variables}\_ : address where the filtered results are stored

**Output/Return value:** The averaged value is passed back in Accumulator B. Additionally the filtered results are updated in the RAM.

**Prerequisites**
- Declare a constant \( \text{ONE} = 1 \)
- Filter must be initialized by \( \rightarrow \) jsub \_\text{sub}_\text{sync}_\text{initial}\_

**Dependency on other header files**
- -
<table>
<thead>
<tr>
<th>header files</th>
<th>jsb <strong>sub_sync</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Function call</td>
<td>jsb <strong>sub_sync</strong></td>
</tr>
<tr>
<td>Temporary memory usag</td>
<td>1 location - declared and used in the “<strong>temporary_variables</strong>” address range given as input parameter by the user.</td>
</tr>
<tr>
<td>Changes any RAM content permanently?</td>
<td>Yes –RAM locations updated with filtered results in the address range specified by the user in <strong>persistent_sync_first</strong>. Number of RAM locations depends on the filter order.</td>
</tr>
<tr>
<td>ringMemFirst :</td>
<td>start of filter-memory</td>
</tr>
<tr>
<td>ringMemLast :</td>
<td>last field of the filter memory</td>
</tr>
<tr>
<td>FilterAkku :</td>
<td>sum of all memory-fields</td>
</tr>
<tr>
<td>currentRingPos :</td>
<td>index Pointer; points to the current memory field</td>
</tr>
<tr>
<td>AkkuDivider :</td>
<td>2^42 * FilterOrder</td>
</tr>
</tbody>
</table>

### 5.9 median.h

<p>| Function: | This is a quasi-median-filter. With <strong>sub_median_FilterOrder</strong> the depth of the memory is defined. Each new Value (X) will be compared with the current median value. If the new value is smaller or equal to the median value, the last value in the list will be replaced by X. Otherwise the first value in the list will be replaced by X. Afterwards the complete list is sorted. The value at the very middle of the list is returned as a new median. |
| Input parameters: | Accumulator B : |
| | <strong>sub_median_FilterOrder</strong> : |
| | <strong>persistent_median_first</strong> : |
| | <strong>temporary_variables</strong> : |
| | <strong>sub_median1_FilterOrder</strong> : |
| | <strong>persistent_median1_first</strong> : |
| Output/Return value: | The new median is returned in Accumulator B. |
| Prerequisites | Declare a constant ONE = 1 |
| Dependency on other header files | - |
| Switches | #define <strong>sub_median_filter1_enable</strong> if a second median filter will be used this is the switch to activate |</p>
<table>
<thead>
<tr>
<th>Information</th>
<th>Details</th>
</tr>
</thead>
</table>
| Function call                                   | jsb __sub_median__  
                        jsb __sub_median1__ |
| Temporary memory usage                          | 2 locations - declared and used in the "__temporary_variables__" address range given as input parameter by the user. |
| Changes any RAM content permanently?            | Yes – RAM locations updated with filtered results in the address range specified by the user in __persistent_median_first__. Number of RAM locations depends on the filter order. |
| __sub_median_list_first__                        | Start of filter memory  
                        middle field of the filter memory  
                        last field of the filter memory |
| __sub_median_list_middle__                      |                                                                         |
| __sub_median_list_last__                        |                                                                         |
6 Examples

6.1 Standard Firmware, Version 03.01.02

Figure 6-1: Main Loop Flowchart
Code snippets:

a) Identification of firmware

The following code writes the version of the firmware into a specific address of the program code:

```
org FW_VERSION
   equal FWG_Capacitance + FWT_Standard + 02
```

b) Check measurement status

These lines check whether measurement data are available or not. If they are, the program jumps into the sub routines given by the libraries. The CDC writes data alternately into two banks. Therefore, both banks have to be checked for valid data.

```
jcd BANK0VALIDN, MK_QUERY_FL1 ; Jump if a CDC result is not yet available in Bank0
   jsb  __sub_cdc__ ; If result available - call subroutine for Capacitor
          ; to Digital conversion
   jsb  MK_main

MK_QUERY_FL1: ; Checking if CDC result is available in Bank1
   jcd BANK1VALIDN, MK_QUERY_FL2 ; Jump if a CDC result is not yet available in Bank1
   jsb  __sub_cdc__ ; If result available - call subroutine for Capacitor
          ; to Digital conversion
   jsb  MK_main

MK_QUERY_FL2: ; Checking if temperature measurement (RDC) is running
   jcd TENDFLAGN, MK_RO_STOP ; Jump if a meas. is still running & RDC result is
       ; not yet available
   jsb  __sub_rdc__ ; If result available - call subroutine Resistor to
          ; Digital conversion
```

c) Provide data to read-registers

After the subroutines __sub_cdc__ and __sub_cdc__ have been called, the results in form of Cs/Cref and Rs/Ref ratios are found in dedicated RAM space. With the following code the results are copied to the read registers. It is very simple thanks to subroutine __sub_dma__ from the acam library.

```
MK_main: ; Copying the CDC result to read-registers
   load  a, C0_ratio ; Loads the accumulator with first result
   rad   DPTR1 ; Source address pointer
   move  r, a
   load  a, RES0 ; First result
   rad   DPTR0 ; Destination address pointer
   move  r, a
```
load   b, 8                        ; 8 - No. of locations to be copied
jsb __sub_dma__                   ; This copies 8 address contents from the source
                                  ; location to the destination location

rad   R0_ratio                    ; Copy the RDC results to the result registers
move  a, r                        ; Copying only 2 results
rad   RES10
move  r, a
rad   R2_ratio
move  a, r
rad   RES11
move  r, a

d) Set the pulse interface

The offset and slope of the pulse outputs is typically defined in the parameter registers of
PCapØ2.

CONST pulse_selected PARA2        ; bits<7..4> - pulse1_select
                                  ; bits<3..0> - pulse0_select, add this bits to address C0_ratio
CONST pulse_slope0 PARA3          ; signed 19 integer + fd4
CONST pulse_offset0 PARA4         ; signed 22 integer + fd1
CONST pulse_slope1 PARA5          ; signed 19 integer + fd4
CONST pulse_offset1 PARA6         ; signed 22 integer + f1

The following is the calculation of linear function with the given slope and offset and thus scaling
the pulse output to the necessary range.

; ---------- Pulse 0 -----------------------------
rad   pulse_slope0
move  b, r
jsb __sub_signed24_to_signed48__
rad   Slope
move  r, b       ; Slope m

rad   pulse_offset0
move  b, r
jsb __sub_signed24_to_signed48__
rad   Offset
move  r, b       ; Offset b

rad   __at_DPTR0               ; Getting the result x to be linearized
move  b, r  
clear a  
rad  Slope  
jsb  mult_24 ; Calculating m*x, result present in lower 24 bits of a and  
          ; upper 24 bits of b  
rad  Offset ; Taking only result in ‘a’ as final result  
add  a, r ; Calculating m*x + B  
shiftR a ; To account for only 1 digit after the decimal point  
finally  
rad  AkkuC  
move r, a  

jPos MK_Pulse0_GE_Zero ; Scaling to minimum 0 : if( a < 0 ) a = 0  
rad AkkuC  
sub r, a  
move a, r  

After the result has been corrected by linearization it has to be clipped to the 0 to 1023 output  
range of the PCapØ2 pulse interface:  

MK_Pulse0_GE_Zero:  
load2exp b, 10 ; Scaling to maximum 1023 : if( a >= 1024) a = 1023  
sub a, b  

jNeg MK_Pulse0_s_1024  
rad ONE  
sub b, r ; b = 1023  
rad AkkuC  
move r, b  

MK_Pulse0_s_1024:  
rad AkkuC  
move b, r  
rad PULSE0  
move r, b ; PCapØ2 can output the value at PULSE0 output
7 Miscellaneous

7.1 Bug Report

7.2 Document History

17.01.2013 First release
16.07.2013 Version 0.1 released, section 2.5 GPIO table expanded
16.08.2013 Version 0.2 released, section 3 expanded with new opcodes
  - Bitwise operation: not, and, or, xor
  - Simple arithmetic: inc